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Abstract—We present the design and optimization of a solver
for efficient and high-throughput computation of the marginal-
ized graph kernel on General Purpose GPUs. The graph kernel
is computed using the conjugate gradient method to solve a
generalized Laplacian of the tensor product between a pair of
graphs. To cope with the large gap between the instruction
throughput and the memory bandwidth of the GPUs, our
solver forms the graph tensor product on-the-fly without storing
it in memory. This is achieved by using threads in a warp
cooperatively to stream the adjacency and edge label matrices
of individual graphs by small square matrix blocks called tiles,
which are then staged in registers and the shared memory for
later reuse. Warps across a thread block can further share tiles
via the shared memory to increase data reuse. We exploit the
sparsity of the graphs hierarchically by storing only non-empty
tiles using a coordinate format and nonzero elements within each
tile using bitmaps. We propose a new partition-based reordering
algorithm for aggregating nonzero elements of the graphs into
fewer but denser tiles to further exploit sparsity.
We carry out extensive theoretical analyses on the graph tensor
product primitives for tiles of various density and evaluate their
performance on synthetic and real-world datasets. Our solver
delivers three to four orders of magnitude speedup over existing
CPU-based solvers such as GraKeL and GraphKernels. The
capability of the solver enables kernel-based learning tasks at
unprecedented scales.
I. INTRODUCTION
Recent advances in machine learning have sparked unique op-
portunities for building artificial intelligence using graph data,
which are powerful structures for representing non-sequential
data of discrete nature. As illustrated by Figure 1, a distinction
of graph-based discrete data from vector-based discretizable
data is that the former consists of indivisible elements that
must be inserted or withdrawn atomically, while the latter
consist of discretized samples drawn from a continuous signal
at tunable resolutions. Consequently, graph data does not
trivially permit interpolation, convolution, and inner product,
which are the operations commonly used in feature extraction.
As a result, special care must be taken to generalize machine
learning algorithms that operate on fixed-length feature vectors
and uniform grids to their graph-based counterparts.
One way to interface graph data to machine learning al-
gorithms is to apply the kernel trick. A graph kernel in
this context refers to a function that performs inner product
operations between graphs after implicitly transforming them
into high- and even infinite-dimensional feature vectors. A
valid graph kernel must be positive definite, meaning that
the feature space must be a reproducing kernel Hilbert space.
Fig. 1. Image and voice recordings are discretizable objects in the sense
that numeric representations for them can be obtained by sampling at various
resolutions. Molecules and social networks are intrinsically non-sequential
and discrete objects, and thus can be better represented by graphs.
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The inner product thus naturally induces a measure of graph
similarity using the cosine of angles in the feature space.
Graph kernels allow a wide range of kernel-based learning
methods, e.g. support vector machine, Gaussian process re-
gression, spectral clustering, principal component analysis, to
operate straightforwardly on graph-based datasets.
The marginalized graph kernel [1] is a powerful tool for
graph similarity comparison between labeled and weighted
graphs of arbitrary size and topology. As illustrated in Fig-
ure 2, the kernel constructs a feature space containing infinitely
many dimensions, each of which represents a path on a graph.
The weight of a feature is set equal to the probability of
its path in a Markovian random walk process induced by
the graph’s adjacency matrix. The overall similarity is then
defined as the expectation of partial similarities between all
pairs of same-length paths, each of which is computed as
the product of a sequence of node-by-node and edge-by-edge
comparisons. Besides computing an overall similarity score
between two graphs, the kernel also defines a measure of node-
wise similarity, which is the expectation of the similarities
between all pairs of paths originating from a given pair of
nodes. The node-wise similarity is particularly useful for
learning tasks involving the transfer of node labels. The kernel
has found successful application in tasks such as prediction of
molecular energy [2] and protein function [3].
This paper focuses on the efficient and high-throughput
computation of the marginalized graph kernel, which is nec-
essary because the pairwise similarity matrix between all
pairs of graphs has to be computed repeatedly with different
hyperparameters for training many kernel-based methods. As
will be shown later in Section II-B and Appendix A , each
marginalized graph kernel evaluation between a pair of graphs
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Fig. 2. Visualizing the Euclidean Kernels and the Graph Kernel.
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involves solving a linear system whose size is the product of
the number of nodes of the two graphs.
To obtain a pairwise similarity matrix for a dataset of 2000
graphs each with 100 nodes, we need to solve a million
104 × 104 linear systems. Clearly, a high-performance and
high-throughput solver is crucial for applying and scaling the
marginalized graph kernel to even larger datasets.
In this paper, we present a series of algorithms and opti-
mizations, such as on-the-fly Kronecker product matrix-vector
multiplication, graph reordering, and sparsity exploitation, to
accelerate the marginalized graph kernel computation. The
synergy of the algorithms leads to a solver that achieves
a significant performance boost over existing packages on
general-purpose graphics processing units (GPGPUs).
The rest of the paper is organized as follows. In Section II,
we briefly review related mathematical background knowl-
edge, introduce the formulation of the marginalized graph
kernel, and carry out a preliminary analysis to identify design
challenges. In Section III, we explore several design options of
a dense Kronecker product matrix-vector multiplication primi-
tive and identify the optimal one through Roofline analyses and
microbenchmarking. In Section IV we examine data structure
designs, graph reordering algorithms, and sparse Kronecker
product matrix-vector multiplication primitives in order to
exploit the sparsity in the graph. In Section V we present
data sharing and load balancing approaches for scaling the
algorithm onto entire GPUs. Benchmark datasets and results
are given in section VI and section VII, respectively.
We discuss the connections between our project and previ-
ous ones in section VIII and conclude the paper in section IX.
II. THEORETICAL BACKGROUND
A. Preliminaries and Notations
We use lower case letters in bold font, e.g. a, to denote vectors,
and upper case letters in bold font, e.g. A, to denote matrices.
By default, we assume vectors are column vectors. We use
diag(a) to denote a diagonal matrix whose diagonal elements
are specified by a. We use vertex and node interchangeably to
refer to the fundamental units of graphs.
Undirected graph: An undirected graph G is a discrete
structure consisting of a set of uniquely-indexed vertices V =
{v1, v2, . . . , vn} and a set of undirected edges E ⊂ V × V .
The vertices and edges may be labeled using elements from
label sets Σv and Σe, respectively.
Weighted graph: In a weighted graph, each edge (vi, vj)
is associated with a non-negative weight wij . In undirected
graphs wij = wji. wij = 0 if vi and vj are not connected by
an edge. An unweighted graph can be regarded as a specialized
weighted graph where wij = 1 between each pair of (vi, vj)
connected by an edge and 0 elsewhere.
Walk on graph: Two vertices are neighbors if they are
connected by an edge. A walk on a graph is a sequence of
vertices and edges such that all consecutive pairs of vertices
are neighbors.
Adjacency matrix: The adjacency matrix of a graph of n
vertices is a matrix A ∈ Rn×n with Aij = wij . The adjacency
matrices of undirected graphs are symmetric since wij ≡ wji.
Edge label matrix: The edge label matrix of a graph of n
vertices is a matrix E ∈ Σen×n with Eij = eij . E has the
same symmetry and sparsity pattern with A.
Kronecker product: Given matrices A ∈ Rn×m and B ∈
Rn′×m′ , the Kronecker product P = A ⊗B ∈ Rnn′×mm′ is
defined as:
P = A⊗B :=

A1,1B A1,2B . . . A1,mB
A2,1B A2,2B . . . A2,mB
...
...
. . .
...
An,1B An,2B . . . An,mB

To better visualize the correspondence between an element
of the Kronecker product matrix and its source elements from
the operand matrices, we use a quadruple index notation
Pii′,jj′ , which is located at the (i × n + i′)-th row and
(j ×m + j′)-th column of P, to denote the element formed
by Aij ·Bi′j′ . Similarly, for a vector p = a⊗ b, we use pii′
to denote its (i × n + i′)-th component which is formed by
ai · bi′ .
Generalized Kronecker product: Given a set S whose
elements are necessarily numeric, a generalized Kronecker
product P = A
κ
⊗ B between two matrices A ∈ Sn×m and
B ∈ Sn′×m′ with respect to a kernel κ : S × S → R+, is a
real matrix P ∈ Rnn′×mm′ where Pii′,jj′ = κ(Aij ,Bi′j′).
In other words, κ is a generalization of the real number
multiplication operation as used in the standard Kronecker
product on S.
Hadamard (element-wise) product: The element-wise prod-
uct, also known as the Hadamard product, between two
matrices of the same size A,B ∈ Rm×n is another matrix
AB ∈ Rm×n with (AB)ij := Aij Bij .
B. Marginalized Graph Kernel
We have previously shown [2] that the computation to apply
marginalized graph kernel between two labeled graphs G and
G′ can be simplified into solving a linear system involving a
generalized Laplacian of the tensor product graph G⊗G′:
KMG(G,G
′) = pT×
(
D×V−1× −A× E×
)−1
D×q×. (1)
Here
p× := p ⊗ p′ is the starting probability of a Markovian
random walk process from each node of the product graph;
q× := q⊗q′ is the stopping probability of the random walk
process on each node of the product graph;
A× := A⊗A′ is the adjacency matrix of the product graph;
D× := diag(d ⊗ d′) is the degree matrix of the product
graph, while di =
∑
jAij + qi is the degree of node i;
V× := diag
(
v
κ
⊗ v′
)
is a diagonal matrix set by the
generalized Kronecker product with respect to a vertex base
kernel κv : Σv × Σv → R+, while v and v′ contains the
vertex labels of G and G′, respectively;
E× := E
κ
⊗E′ is the generalized Kronecker product between
edge label matrices E and E′ with respect to an edge base
kernel κe : Σe × Σe → R+.
Our extended preprint [4] gives a detailed derivation of Equa-
tion (15). Our earlier work [2] contains an example of the
rules for determining the specific values for p, q, V, A, and
E.
D× and V× are complete diagonal matrices, and A× and
E× only have non-zero off-diagonal elements. The linear sys-
tem in Equation (15) is symmetric and positive definite as long
as the base kernels κv(·, ·) and κe(·, ·) themselves are positive
definite with ranges within (0, 1] and [0, 1], respectively. The
actual arithmetics involved to compute κv and κe determine
the computational costs to generate E× and V×, an important
factor that will be considered in Section III for designing
efficient matrix-vector multiplication primitives.
A degenerate case worth noting is when both the graph
nodes and edges are unlabeled. This eliminates the base ker-
nels as well as the V× and E× matrices from Equation (15).
Consequently, Equation (15) gets simplified into
KRW(G,G
′) = pT× (D× −A×)−1D×q×. (2)
Equation (2) is essentially the random walk graph kernel
proposed in [5]. We denote it as the unlabeled graph kernel,
and use it as one of the two model problems in performance
modeling and algorithm design.
C. Preconditioned Conjugate Gradient Method
The linear system in Equation (15) can be solved by a
variety of methods such as conjugate gradient (CG), spectral
decomposition, fixed-point iteration, and generalized Sylvester
equation [5], [6]. Among those, spectral decomposition deliv-
ers the best performance if the edges are unlabeled or labeled
with a small set of distinct elements. CG is often favored
in many real-world applications where the edges are labeled
using larger and more complex attribute sets. For example,
the edges can be labeled by interatomic distances that span
some continuous interval of R+ when the graphs are used
to represent 3D structures of molecules [2]. In this case, the
spectral decomposition method is no longer advantageous due
to the need for looping over all pairs of distinct labels.
Algorithm 1 illustrates the application of CG, together with
a diagonal preconditioner, for solving Equation (15). Being
formulated as an exact solver for symmetric and positive
definite linear systems that iteratively minimizes a residual
vector in successive orthogonal directions, the method has in
practice often being used as an iterative solver because the
convergence can be achieved quickly due to the orthogonal-
ization of successive search directions.
Algorithm 1 Preconditioned conjugate gradient algorithm for
the marginalized graph kernel. Legend: : off-diagonal
symmetric matrix-vector multiplication, : diagonal matrix-
vector multiplication, T : vector dot product, + : (scaled)
vector addition.
1 function CG4GK(d,d′,v,v′,A,A′,E,E′, q,q′)
2 M← diag
[
( d⊗ d′) (v κ⊗ v′)−1
]
+
3 x ← 0 +
4 r ← (d⊗ d′) · (q⊗ q′)
5 z ← v κ⊗ v′ +
6 p← z +
7 ρ ← rTz T
8 repeat
9 a ← ( d⊗ d′) (v κ⊗ v′)−1 · p
10 +(A⊗A′) (E κ⊗E′) · p
11 α← ρ/(pTa) T
12 x ← x+ αp +
13 r ← r− αa +
14 z ←M−1r +
15 ρ′← rTz T
16 β ← ρ′/ρ
17 p← z+ βp +
18 ρ ← ρ′
19 until rTr < 
20 return x
D. Preliminary Roofline Analysis
The Kronecker product matrix-vector multiplication operation
(A⊗A′)(Eκ⊗E′)·p, as highlighted on line 10 of Algorithm 1,
has the highest order of asymptotic complexity of O(N2) for
a N × N system, and is the hotspot of the CG algorithm.
Hence, we construct a Roofline model to estimate the potential
profitability of accelerating this operation with GPUs. We
will first focus on fully connected graphs and show later in
Section IV how sparsity and locality in the graph can be
exploited to further improve performance. Motivated by real-
world applications that we encounter as exemplified in the
Fig. 3. A Roofline analysis of the Kronecker product matrix-vector mul-
tiplication operation in the conjugate gradient solver for the marginalized
graph kernel on the Volta V100 GPU. Hardware metrics are obtained from
[7]. Vertical lines correspond to the on-the-fly solver that uses each element
r = 4, 16, 64 times when computing the matrix-vector product for solving
Equation (2) where E = 0, F = 4, X = 3.
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Appendix of our extended preprint [4], we use an abstract
model for the storage and arithmetic cost of the computation
where we assume that a floating point number occupies F
bytes, an edge label occupies E bytes, and an evaluation of
κe(·, ·) costs X floating point operations.
In a naı¨ve implementation, the product matrix L×
.
= (A⊗
A′)  (E κ⊗ E′) can be precomputed beforehand and reused
in the CG loop. Given a pair of graphs each with n and m
nodes, respectively, the naı¨ve solver needs to load a floating
point matrix L× of nm× nm elements and a right-hand side
vector p of nm elements, and perform n2m2 floating point
fused multiply-additions. Hence, the arithmetic intensity of the
naı¨ve solver is 2n2m2/(n2m2F +nmF )→ 2F , or 12 in single
precision mode. On the Volta GPU architecture, the solver
is severely memory-bound, achieving at most 3% utilization
of the peak floating point performance as predicted by the
Roofline plot in Figure 3.
A further disadvantage of the naı¨ve approach is that the
product matrix takes up a huge amount of storage space. This
could limit both the size of the largest graphs as well as the
maximum number of graph pairs that can be simultaneously
computed on the GPU.
Algorithm 2 A high-level outline of the on-the-fly Kronecker
product matrix-vector multiplication (XMV) algorithm.
1 function XMV((A,A′), (E,E′), a, p)
2 streaming length-c chunks in A,E OUTER LOOP
3 streaming length-c chunks in A′,E′ INNER LOOP
4 for each eij in first chunk do
5 for each e′i′j′ in second chunk do
6 aii′ ← aii′ + κ(eij , e′i′j′) · pjj′
In Algorithm 2, we outline an on-the-fly Kronecker product
matrix-vector multiplication (XMV) algorithm that directly
computes the inner product L× · p, instead of L×, in an
attempt to trade data movement with arithmetic operations.
The algorithm takes advantage of the Kronecker product
structure of L× to repeatedly produce the matrix without
storing it. This is achieved by streaming elements from the
pair of individual graphs and caching them to perform the
computation. We can perform c2 edge kernel evaluations using
Fig. 4. Illustration of the tile-based on-the-fly Kronecker matrix-vector
multiplication algorithm.
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only fast memory and registers for every pair of length-c chunk
of edge weights and labels streamed from the graphs. With a
double loop structure, which amortizes the cost of loading
one of the two graphs, the on-the-fly approach can achieve
an arithmetic intensity of c
2X
c(E+F ) =
cX
E+F , or specifically
3
4c in the unlabeled case. Tuning c can thus be used as a
straightforward approach to attain the highest utilization of
the computing power on the Volta GPU as shown in Figure 3.
Note that regenerating the product matrix does not even alter
the order of the computational complexity of the matrix-vector
multiplication operation, but rather just increases the constant
factor. Therefore, this approach is profitable as long as the
gain in instruction throughput outweighs the added cost of
base kernel evaluations.
III. ON-THE-FLY KRONECKER PRODUCT FORMATION AND
MATRIX-VECTOR MULTIPLICATION
For dense adjacency and edge label matrices of fully connected
graphs, we propose three concrete implementations of the on-
the-fly XMV algorithm as outlined in Algorithm 2 on the
Volta GPU. All three primitives adopt a warp-synchronous
programming model, where each warp of 32 consecutive
threads work cooperatively on a pair of graphs. A naı¨ve
implementation that uses a precomputed product matrix L× is
described in our extended preprint [4]. We introduce methods
to exploit the sparsity of the graphs in Section IV, and methods
for sharing data and work within a thread block in Section V.
We denote the off-chip DDR or HBM memory attached
to a GPU as the device memory, and the on-chip addressable
SRAM as the shared memory. A global load or store operation
accesses the device memory, while a shared load or store
operation accesses the shared memory.
A. Shared Tiling
Our first implementation, the shared tiling primitive, uses the
shared memory as a staging area to reduce the usage of global
load instructions and device memory bandwidth. Figure 3
shows that it is much easier to approach the theoretical peak
Fig. 5. Detailed benchmark and Roofline analysis of the three on-the-fly XMV primitives. Each primitive other than the naı¨ve one are instantiated with
multiple sets of parameters as given underneath each bar. For the shared tiling primitive, the two parameters specify the height and width of the tiles that are
streamed by the primitive; the two parameters for the register blocking primitive have similar meanings to their shared tiling counterparts; for the tiling &
blocking primitive, the two parameters corresponds to the size of the square tiles streamed and the length of the chunks staged in registers, respectively.
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Metrics on 5120 pairs of graphs each with 72 nodes
Naïve Shared Tiling Register Blocking Tiling + Blocking
performance on the Volta GPU by loading data from the shared
memory with more than 104 GB/s peak bandwidth.
As shown in Figure 4, the shared tiling primitive streams
t×r tiles and the corresponding right-hand side elements from
the device memory to the shared memory for computation.
The tiles and the right-hand side elements are all loaded
cooperatively by a warp to ensure coalesced access. The
computation on each pair of tiles is parallelized among the
threads and across the rows of the product matrix in a round-
robin manner. The work is serialized among the columns
within each thread. In the actual code, we choose t = 8 and
explicitly unrolled the row loops by a factor of two to obtain
an instruction-level parallelism of two on warps of 32 threads.
B. Register Blocking
Our second implementation, the register blocking primitive,
uses the register file to stage and reuse matrix elements. While
the work is parallelized along the rows in the same way as the
shared tiling primitive, each thread here will independently
stream length-r chunks from the rows that it owns to compute
r2 elements of the product matrix. Due to the synchronous
execution behavior within CUDA thread warps, threads in a
warp can still share right-hand side elements via the shared
memory because the march across the columns are lock-
stepped between consecutive t × r blocks. The primitive is
simpler than the shared tiling primitive, but could theoretically
generate more global memory transactions.
C. Combining Shared Tiling and Register Blocking
Our third implementation combines shared tiling and register
blocking. This tiling & blocking primitive aims to reduce
shared and global memory transactions while simultaneously
reducing register pressure. Here, t × t tiles of the adjacency
and label matrices are first cached in the shared memory, and
then further staged in registers over length-r chunks. This is
easily achieved in practice by properly instructing the compiler
to unroll the inner loops over column indices.
D. Performance Analysis
From Figure 5, we can see that the tiling & blocking primitive
performs the best in terms of time-to-solution. It also achieves
the best FLOPS efficiency, defined as the ratio between the ac-
tual throughput of floating point operations and the theoretical
peak after adjusting for FMA percentage. Hence, the tiling &
blocking primitive with t = 8 and r = 8 is chosen as the
building block for subsequent kernels with more optimizations.
We denote the 8×8 square tiles as octiles hereafter. The shared
tiling primitive and the register blocking primitive performed
nearly equally well, yet was not able to achieve the best perfor-
mance. The shared tiling primitive is unsurprisingly bound by
the shared memory throughput as indicated by the measured
shared memory bandwidth utilization and the roofline plot.
The register blocking primitive is bound by global memory
throughput when r is small, yet suffers from register spilling
right before it reaches the top of the Roofline model with
r = 24. Additional tests on a Titan X Pascal graphics card
indicate that the shared tiling primitive performs better than
the register blocking primitive on accelerator equipped with
GDDR memories, but the tiling & blocking primitive still
provides the best performance with most balanced utilization
of hardware resources.
IV. EXPLICIT SPARSITY EXPLOITATION
Many graphs encountered in real-world applications harbor a
certain degree of sparsity, which can be exploited to optimize
performance. For example, a molecular graph as represented
by a SMILES string only contains edges that connect atoms
that are chemically bonded, whose number is bound by the
maximum number of bonds that an atom can form. A road
network graph is also sparse with 3-way and 4-way junctions
dominating the map. Even for 3D molecular structures where
edges encode pairwise relationships between all atoms, the
graphs can still be sparse due to the spatial locality of non-
bond interactions.
We adopt a two-level methodology to exploit the sparsity in
the graphs. In the first level, we exploit the sparsity observable
at the octile granularity and attempt to reduce non-empty
tiles through graph reordering. In the second level, we exploit
the sparsity within individual octiles using a compact storage
scheme that stores only non-zero elements of the tiles and
design relevant sparse XMV primitives. In the rest of this
TABLE I
OPERATION COUNT, LOAD/STORE COUNT, AND ASYMPTOTIC ARITHMETIC INTENSITY OF THE ON-THE-FLY KRONECKER PRODUCT MATRIX-VECTOR
MULTIPLICATION (XMV) OPERATION ON LINE 10 OF ALGORITHM 1 DURING ONE CG ITERATION. FOR A DETAIL DERIVATION OF THE EQUATIONS, SEE
APPENDICES C TO F . n AND m: NUMBERS OF NODES OF THE TWO GRAPHS, RESPECTIVELY; E: BYTE SIZE OF AN EDGE LABEL; F : BYTE SIZE OF AN
EDGE WEIGHT; X : BASE KERNEL OPERATION COUNT.
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section, we use graph and matrix terms interchangeably.
A. Inter-Tile Sparsity
The sparsity of graphs can be readily exploited within the on-
the-fly XMV framework by discarding empty tiles that contain
no edges. This pruning process can be easily implemented
as a pre-processing pass on either the CPU or the GPU, but
its efficiency depends on the probability of finding empty
tiles. Hence, we resort to reordering algorithms to group the
nonzeros of the matrix into as few tiles as possible. Among a
plethora of heuristics in the literature for reordering matrices,
the ones that we have experimented with are:
• a custom partitioning-based reordering (PBR) algo-
rithm [8] that specifically targets the objective of min-
imizing the number of non-empty tiles;
• the Reverse Cuthill-McKee (RCM) algorithm [9], which
is a heuristic that is widely used for fill-in and matrix
bandwidth reduction;
• a scheme based on solving the Traveling Salesman Prob-
lem (TSP) [10] with heuristics.
• a scheme using space-filling curves such as the Morton
curve [11] or the Hilbert curve when the vertices are
known to be embedded in a Euclidean space.
Among the four reordering methods, we have found that the
PBR-based method delivers the most reduction in non-empty
octiles using a moderate amount of time.
The Morton-based method delivers less reduction than RCM
and PBR despite being marginally faster. The TSP-based
method achieves a reduction rate between RCM and PBR.
However, the running time of TSP-based reordering algorithm
is substantially longer than all other reordering methods by
orders of magnitude. Hence, we decide to focus only on RCM
and PBR in subsequent discussions, and present two examples
of molecular graphs representing the protein 2ONW and 1AY3
from the Protein Data Bank (PDB) in their natural orders, the
RCM order and the PBR order, respectively, in Fig. 6.
In cases such as when the graphs represent 3D protein
structures, the nodes in their natural order, e.g. the order of
Fig. 6. Natural order of two graphs from the PDB dataset (Protein Crystal
Structure) and their reordered versions with the RCM and PBR methods.
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the corresponding amino acid residues in the primary structure
of the protein, can already be a good ordering of the nodes.
However, reordering in general can be very useful because the
natural order of the graphs are rarely available. Moreover, the
PBR order can beat the natural order in reducing non-empty
tiles for different datasets as evident in Figures 6 and 7.
Partitioning-based Reordering (PBR) for improved tile
density
The goal of PBR in our case is to reorder nodes in a graph
G = (V,E), i.e., to come up with a permutation of the rows
and columns of the corresponding matrix, so that the number
of non-empty square t× t tiles is minimized.
Let Π(G) = {V1, V2, . . . , VK} be a perfectly balanced K-
way vertex partition of G with K = d|V |/te, where all
parts in Π(G) with the possible exception of the last part has
exactly the same number of vertices. Π(G) then implies a
vertex ordering, where the vertices in Vk are ordered before
the vertices in Vk+1, for 1 ≤ k < K. Observe that for any
1 ≤ k 6= ` ≤ K, if there is at least one edge between the
nodes within Vk and V`, then the tile at the intersection of
kth row stripe and `th column stripe of the matrix, as well
as its symmetric counterpart, are non-empty. If there are no
edges between Vk and V`, then the respective tiles are empty.
Therefore, we can define the objective of PBR as finding the
Π(G) that minimizes
|{(Vk, V`) : k 6= ` and (vi ∈ Vk, vj ∈ V`) ∈ E}|. (3)
To seek a good Π(G), we utilize an approach [8] that is fast
and has a consistent objective with (3), but does not always
guarantee a perfectly balanced partition. Perfectly balanced
graph partitioning problem has previously been studied in
the literature [12], [13], usually with a different objective
of minimizing the number of inter-partition edges. These ap-
proaches also emphasize partition quality over speed and rely
on expensive algorithms such as tabu search. The approach
that we use here is based on a recursive bipartitioning scheme
that was originally proposed for reducing message counts
in parallel applications, which can also be modeled as off-
diagonal blocks in a matrix. The bipartitioning heuristics are
much faster than the algorithms used for perfectly balanced
partitioning.
Even though the PBR algorithm in [8] does not guarantee
perfectly balanced partitions, imbalance is a rare problem
when all vertices have the same weight, which is exactly
the case in our work. Nonetheless, for the cases in which
the partitioner could not obtain a perfectly balanced partition,
we append an extra refinement step to move vertices from
the overloaded part to the underloaded part based on the
Fiduccia-Mattheyses (FM) algorithm [14]. We also utilized a
custom weight distribution, as opposed to a single imbalance
parameter, in the recursive bipartitioning process to promote
equally sized parts.
Finally, we adjust the parameters of the partitioner to ensure
a tight balancing constraint by setting the refinement algorithm
to boundary FM with tight balance.
In addition, we set the cost of the message nets, a parameter
that emphasizes the importance of the reduction of non-empty
tiles, to a large value such as 50.
In Fig. 7, we illustrate the performance of the PBR order
as compared to the natural order and the RCM order on four
different datasets which are detailed in Section VI. PBR is
able to achieve the best reduction over the natural ordering
in all datasets, while RCM can only improve the non-empty
octile count in two of the datasets.
Reordering overhead Reordering is justified when its cost
is smaller than the computational savings it enables. The
PBR reordering incurs a linear-time pre-processing overhead
proportional to the number of non-zeros in the matrices, while
the marginalized graph kernel incurs a quadratic cost with
regard to the number of non-zeros during each CG iteration.
Moreover, the graph kernel often has to be evaluated on all
pairs of graphs for hundreds of times to train a machine
learning model, while the training data need only to be
reordered once. Hence, the overhead of the PBR reordering
can be easily amortized.
Fig. 7. Analysis of the sparsity pattern in four datasets of real and synthetic
graphs after reordering.
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B. Intra-Tile Sparsity
As demonstrated in Section III, the tiling & blocking kernel is
very efficient for computing between dense tiles on the GPUs.
In fact, the kernel can still be very efficient on sparse graphs,
because our reordering algorithms tend to create locally dense
areas in the matrices. Nonetheless, as seen from Figure 7,
although the reordering methods indeed increase the octile
density compared to the natural order, the non-empty tiles can
still be up to 90% empty. Hence, we can attain considerable
savings by storing and processing only the nonzero elements
instead of treating the tiles as dense.
In order to exploit sparsity within an octile, we use a
compact layout to store only nonzero elements. An accom-
panying 64-bit integer, whose ith element is set if the ith
element is nonzero, is used to locate the nonzero elements
in the original octile. We then rely on bit manipulations to
find the indices of the nonzero elements. Compared to the
dense octile representation, the sparse representation reduces
unnecessary global memory transactions besides wasting flops.
However, this comes at the expense of increased shared
memory utilization.
Hybrid dense-sparse computation Given a pair of tiles, the
optimal way of evaluating their XMV operation depends on
the sparsity of both tiles. As such, we designed two new types
of XMV primitives in addition to the dense×dense kernel: (i)
Fig. 8. Microbenchmark on performance of the three types of dense/sparse
primitives.
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a primitive for multiplying a dense and a sparse tiles, or vice
versa (dense×sparse), and (ii) a primitive for multiplying two
sparse tiles (sparse× sparse).
Utilizing a single primitive for the entire execution may hurt
the performance as the kernels’ performance largely depend
on the octile density, which can vary significantly within and
across datasets as visualized in Figure 7.
Fig. 8 illustrates the best performing product kernel for
varying number of nonzeros of the two source octiles for both
labeled and unlabeled graphs.
The sparse× sparse kernel performs the best when each
of the octiles contain up to 8-10 nonzeros for the unlabeled
graphs and up to 16 nonzeros for the labeled graphs.
The dense×dense kernel runs the fastest from that point on
as both of the octiles get denser.
In the rest, the dense×sparse kernel performs better.
In our production kernel, we dynamically select either the
sparse×sparse or the dense×dense kernel prior to each octile
product depending on the type of the graph and the number
of products the two octiles require.
The octiles are always stored in a compact form and
expanded in the shared memory after loading them from the
global memory.
V. TILE SHARING AND LOAD BALANCING
A. Block-Level Sharing
To fully utilize the GPU, which can simultaneously execute
thousands of warps on the fly, we can perform the graph
kernel computations between many different pairs of graphs
simultaneously within a single kernel launch.
One option is to assign each thread warp a unique graph
pair. This approach resembles a SIMD programming model
while no synchronization and/or cooperation between the
thread warps is needed. It is unfavorable when low-latency
computations on a few graphs are required because a small and
fixed number of threads are allocated for each pair of graphs.
On a Volta GPU, thousands of graph pairs are needed to
provide enough parallelism to saturate the instruction pipeline.
A second option is to further parallelize the computation
within a thread block, whose size can vary between 32 to
1024 threads on CUDA GPUs. A first and obvious benefit of
this approach is that it provides us the ability to use block
size to adjust the latency for computing each pair of graphs,
as well as allowing a smaller number of graph pairs to saturate
the entire GPU. This block-based cooperative approach also
has the potential to further improve performance by allowing
warps within a block to share the octiles in shared memory. As
revealed in the Roofline analysis, larger tiles results in more
data reuse, less redundant load/store operations, and higher
arithmetic intensity. However, there is a limit on the size of
tiles that a warp can hold without constraining occupancy, i.e.
the number of warps on the fly. To work around this, we let all
the N warps in a CUDA thread block each load an octile, and
then share the octiles to compute N2 octile Kronecker matrix
vector multiplications.
Tile sharing requires block-level synchronization before
and after octile loading. Besides, atomic accumulations are
necessary for writing to the output vector since the COO
storage format obscures the effort to schedule workload among
the warps in ways such that the output could be conflict-free.
However, the performance impact on CUDA GPUs should be
very minimal because atomic accumulations whose outputs are
not immediately used are carried out by nonblocking atomic
reduction instructions. As such, the threads that commit the
atomic accumulations will not get stalled.
B. Inter-Block Load Balancing
Thanks to the independence of the computations between
different pairs of graphs, load balancing is relatively straight-
forward since tasks can be easily relocated across computing
units. Aside from transient factors such as warp scheduling,
cache conflict, and atomics, the primary source of load im-
balance is the variation of graph size and sparsity pattern that
affect the problem size as well as the number of conjugate
gradient iterations for convergence.
VI. BENCHMARK DATASET
A. Synthetic Graphs
To test the performance of our solver, the Newman-Watts-
Strogatz (NWS) algorithm and the Baraba´si-Albert (BA) al-
gorithm were used to generate synthetic graphs of small-world
and scale-free characteristics, respectively.
B. Real-World Dataset
The graph kernel is further tested on real-world datasets as
summarized below:
1) The PDB-3k dataset is a 1324-structures subset of the
Protein Data Bank database [15] containing proteins less
than 3000 in weight and contain no DNA/RNA com-
plexes. Each protein is converted into a graph with nodes
representing heavy atoms. An adjacency rule is used to
create edges between spatially neighboring atoms such
that the weights smoothly decay to zero at a certain cutoff
distance. The edges are labeled with the interatomic
distance between its endpoints.
2) DrugBank [16] is a comprehensive database containing
information about drug molecules. The dataset contains
more than 104 drug molecules, 10607 of which has a cor-
responding linearized representation as a SMILES string,
which is essentially obtained by a depth-first traversal
of a chemical graph. A rich body of node and edge
attributes can be extracted from the SMILES strings such
as hybridization state, charge, bond order, and conjugacy.
VII. PERFORMANCE MEASUREMENT AND ANALYSIS
Benchmarks are performed on the Summit supercom-
puter at Oak Ridge National Laboratory. The runtime
and performance metrics of our GPU kernels are mea-
sured using the nvprof program from the CUDA Toolkit,
while CPU-side time measurements are obtained using the
time.perf_counter_ns() method from the Python
standard library.
A. Performance Improvement of Proposed Optimization Tech-
niques
In this section, we characterize and compare the performance
gain enabled by the previously described optimization tech-
niques on both the synthetic and real-world graph datasets.
The measurements are carried out using the naı¨ve kernel
as a baseline and then enabling the optimization techniques
one at a time in the same order as they are introduced in
the text. For the synthetic graph datasets, we generate 160
graphs containing 96 nodes for each type with the following
parameters:
· Newman-Watts-Strogatz: k = 3, p = 0.1;
· Baraba´si-Albert: m = 6.
We also test the kernel on all graphs in the PDB and DrugBank
datasets.
From Figure 9, we can see that the performance improve-
ments brought about by the techniques depend on the charac-
teristics of the actual dataset. Overall, the speedup is more im-
pressive on the real-world datasets which contains larger and
more diverse graphs. It turns out inter-tile sparsity exploitation,
when directly applied on the graphs in their natural order, is
effective for all datasets except for the scale-free networks
which contain poor locality. PBR-based reordering performs
very well and increased the performance of the solver on all
datasets. The adaptive dense/sparse primitive switch and the
compact tile storage format can improve solver performance
on all datasets.
In contrast, block-level tile sharing leads to a significant
performance improvements on DrugBank and mild improve-
ments on the others. This is caused by the large size variation
— between 1 and 551 — in the DrugBank dataset that costs
a long time for a single warp to compute a pair of the largest
molecules. Dynamic scheduling brings about marginal perfor-
mance improvements because the GPUs are fully saturated by
the large datasets anyway.
B. Performance Comparison with State-of-the-Art Packages
We further compare the performance of our solver against
two state-of-the-art packages for graph kernel computations:
GraKeL [17] and GraphKernels [18]. GraKeL is a Python
package compatible with scikit-learn [19]. The compute-
intesive part of GraKeL is implemented using Cython [20],
which compiles codes written in a Python-like syntax into
binaries on the target machine. The GraphKernels package
is implemented in C++ and has a Python frontend generated
Fig. 9. Time to solution for the presented solver equipped with different
optimization techniques (data with an asterisk are projected from ensembles
of 32 random subsets of the entire dataset). Within each dataset, each bar
repesents a kernel that incorporates an optimization techniques while inherit-
ing everything else from the kernel below. Label interpretation: Dense – the
naı¨ve kernel, Sparse – sparsity explotation at the inter-tile level, +Reorder
– enabling PBR graph reordering, +Adaptive – adaptive switching between
dense and sparse tile primitives, +Compact – compact storage format of each
tile, +Block: sharing of tiles within a block, +DynSched – dynamic work
scheduling.
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with SWIG [21]. Both packages run only on CPUs, although
GraKeL does support parallelism using multiple processes but
with limited scaling efficiency. When executing the codes on
the Power9 cores of Summit, we allocate 4 physical cores to
GraKeL and 1 physical core to GraphKernels.
As shown by Figure 10, our solver significantly outperforms
both GraKeL and GraphKernels by 3-4 orders of magnitude
on real-world datasets. Besides performance, it is worth noting
that we had to carry out the computation using a relative large
stopping probability for both GraKeL and GraphKernels to
avoid convergence failures. Coincidentally, a larger stopping
probability can reduce time to solution at the expense of the
discriminating power of the kernel. Our presented kernel does
not have a convergence issue and can compute using stopping
probability values as small as 0.0005.
Fig. 10. Performance comparison of the presented solver with existing
packages.
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VIII. RELATED WORK
The two packages GraKeL and Graph-Kernels that we have
compared against in section VII-B provide the closest func-
tionality to our solver, but we significantly outperform them
by several orders of magnitude. Moreover, only GraKeL
supports graphs with both labeled vertices and labeled edges,
which have been proven to be crucial for building accurate
machine learning models for molecular systems [2]. It is easily
verifiable that the normalized Gramian matrix generated using
unlabeled graphs essentially contains numbers all very close
to unity, implying that all graphs are identical to each other
under the unlabeled similarity measure. As such, we believe
the present solver, which can efficiently compute the graph
kernel for labeled graphs, represents not only an improvement
in terms of computational speed, but also an enhancemennt of
the functionality available to the end users.
The graph kernel is fundamentally different from network
alignment algorithms [22] that can provide an estimate on
the similarity of two graphs. There are two issues that make
network alignment algorithms unsuitable as kernels between
graphs: 1) in general, they do not define a proper metric that
respects triangle inequality in some feature space, i.e. they are
not positive definite functions; and 2) they are potentially more
expensive as the alignment operation typically performs more
work in addition to computing nodal similarities.
Last, the work of Livi et al. [23] contains an algorithmic
motif concerning parallel graph tensor product calculations for
inexact graph matching, while their formulation also has a
product weight matrix that is computed using a vertex kernel
and an edge kernel. However, the product graph is not used
to construct a linear system that has to be solved.
IX. CONCLUSION
In this paper, we presented a series of algorithms to accelerate
a marginalized graph kernel solver on GPU. The solver
is essentially an implementation of the conjugate gradient
method for a generalized Laplacian system induced by the
Kronecker product of a pair of graphs. Via roofline analysis,
we identified that the solver will likely be memory-bound due
to the matrix-vector inner product operation in the CG method.
We overcame this issue by taking advantage of the Kronecker
product structure of the system. In our approach, we do not
precompute the product linear system, but rather stream and
cache the original graph pair in tiles, and compute the product
system on-the-fly. This approach significantly reduces global
memory traffic, and only increases the asymptotic arithmetic
operation count by a constant factor, which can be easily
offset by the large gain in instruction throughput. Moreover,
the solver can take advantage of the sparsity in the graph
by making use of a two-level storage format to trim out
zero elements. We compared the performance of the solver
with existing packages and demonstrated that the present
implementation can deliver significant speedups.
This work also exemplifies the paradigm of applying linear
algebra concepts and techniques to solving graph problems.
The graph kernel problem constitutes a concrete example
of the need for standardized application programming in-
terfaces for graph tensor products in specifications such as
GraphBLAS [24], and prompt for the development of high-
performance and general implementations of the interface. Our
work suggests that the semantics for the inner product between
tensor product structures may see wider applicability than that
for the mere computation of the tensor product itself.
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APPENDIX
A. Derivation of the Linear Algebra Form of the Marginalized Graph Kernel
The marginalized graph kernel in its raw form reads:
K(G,G′) =
∞∑
`=1
∑
h
∑
h′
[
ps(h1) p
′
s(h
′
1) κv(vh1 , v
′
h′1
) pq(h`) p
′
q(h
′
`)
(∏`
i=2
pt(hi|hi−1)
) ∏`
j=2
p′t(h
′
j |h′j−1)

(∏`
k=2
κv(vhk , v
′
h′k
)κe(ehk−1hk , e
′
h′k−1h
′
k
)
) ]
. (4)
Even though the random walk description permits an intuitive interpretation, the marginalized graph kernel could be much
more efficiently computed by transforming the task into an equivalent one that involves solving a linear system which resembles
a graph Laplacian that is defined on the Kronecker product of the pair of graphs [2].
In fact, Equation (4) can be reformulated under the spirit of dynamic programming as [1]:
K(G,G′) =
∑
h1∈V,h′1∈V ′
ps(h1) p
′
s(h
′
1) κv(h1, h
′
1) R∞(h1, h
′
1), (5)
where R∞ is the solution to the linear system:
R∞(h1, h′1) = pq(h1) p
′
q(h
′
1) +
∑
i∈V,j∈V ′
t(i, j, h1, h
′
1) R∞(i, j), (6)
with
t(i, j, h1, h
′
1) := pt(i|h1) p′t(j|h′1) κv(vi, vj) κe(ei h1 , ej h′1). (7)
Equations (5) to (7) exhibit a Kronecker product structure, which can be readily recognized in matrix form:
K(G,G′) =
(
p⊗ p′
)T
· diag
(
v
κv⊗ v′
)
· r∞, (8)
with r∞ being the solution to the linear system
r∞ = q⊗ q′ +
[(
P⊗P′
)

(
E
κe⊗ E′
)]
· diag
(
v
κv⊗ v′
)
· r∞, (9)
where
v is the vertex label vector of G with vi = vi;
p is the starting probability vector of G with pi = ps(vi);
q is the stopping probability vector of G with qi = pq(vi);
P is the transition probability matrix of G defined as D−1A;
E is the edge label matrix of G with Eij = eij ;
v′, p′, q′, P′, E′ are the corresponding vectors and matrices for G′;
κv⊗ is the generalized Kronecker product between v and v′ with respect to κv;
κe⊗ is the generalized Kronecker product between E and E′ with respect to κe.
For clarity of the discussion below, we denote
V× := diag
(
v
κv⊗ v′
)
,
D× := diag(d)⊗ diag(d′),
A× := A⊗A′,
P× := P⊗P′ = D−1× A×,
E× := E
κe⊗ E′,
p× := p⊗ p′,
q× := q⊗ q′.
To solve eq. (9), first observe that only the product V×r∞ as a whole is needed to compute K(G,G′). We can thus rearrange
eq. (9) to form a symmetric linear system.
r∞ − (P× E×)V×r∞ = q×, (10)(
V−1× −P× E×
)
V×r∞ = q×, (11)
V×r∞ =
(
V−1× −P× E×
)−1
q× (12)
=
[
V−1× −
(
D−1× A×
)E×]−1 q× (13)
=
(
D×V−1× −A× E×
)−1
D×q×. (14)
The linear system D×V−1× −A× E× in eq. (14) is symmetric and positive-definite, as long as q > 0, κv(·, ·) <= 1, and
κe(·, ·) <= 1. Thus, we have reached the full expression for the marginalized graph kernel in matrix form, the solution of
which is the central focus of this paper:
K(G,G′) = pT×
(
D×V−1× −A× E×
)−1
D×q×. (15)
B. Example of edge label and kernel
Some examples of edge kernels used in practice are: 1) a square exponential kernel κSE(e1, e2)
.
= exp[−α(e1−e2)2] consumes
two floats and carries out 3 multiplication and 1 exponentiation; 2) a degree n compact polynomial radial basis kernel, e.g.
in the form κP(e1, e2)
.
=
∑
i αi(e1 − e2)i [25], [26] consumes two floats and performs n chained FMA instructions; 3) a
Kronecker product kernel κkron(e1, e2)
.
=
∏
i κi(e
i
1, e
i
2) consumes 2n inputs and carry out a linearly proportional number
of operations; 4) an R-convolutional kernel κR(e1, e2) =
∑
i
∑
j κ(e
i
1, e
j
2) consumes 2n inputs and carry out a quadratically
proportional number of arithmetics.
C. Pseudocode, I/O and Operation Counts of the Naı¨ve Approach
For explicit (full-matrix) mode, where we precompute L .= D×V−1× −A×E×, it is trivial to determine that n2m2F +nmF
bytes will have to be loaded from global memory,
1 parfor i ∈ [0 . . . nm] do
2 ai ← 0
3 for J ∈ [0,WARPSIZE, . . . nm] do
4 GLOBALLOAD(pJ+LANE) LD.G F
5 for j ∈ J + [0, 32) do
6 GLOBALLOAD(Lij) LD.G F
7 SHUFFLE(pj) from lane j
8 ai ← ai + Lij × pj OPS 2
9 GLOBALSTORE(ai) ST.G F
line unit cost iteration count subtotal
global load (n,m→∞) ≈ n2m2F
4 F n2m2/32 n2m2F/32
6 F n2m2 n2m2F
global store (n,m→∞) nmF
9 F nm nmF
Operations (n,m→∞) 2n2m2
8 2 n2m2 2n2m2
D. Pseudocode, I/O and Operation Counts of the Shared Tiling Primitive
1 for I ∈ [0, t, 2t . . . n), I ′ ∈ [0, t, 2t, . . .m) do
2 parfor i ∈ I + [0, t), i′ ∈ I ′ + [0, t) do
3 aii′ ← 0
4 for J ∈ [0, r, 2r . . . n) do
5 GLOBALLOAD(AI+[0,t),J+[0,r)) LD.G rtF
6 SHAREDSTORE(AI+[0,t),J+[0,r)) ST.S rtF
7 GLOBALLOAD(EI+[0,t),J+[0,r)) LD.G rtE
8 SHAREDSTORE(EI+[0,t),J+[0,r)) ST.S rtE
9 for J ′ ∈ [0, r, 2r . . .m) do
10 GLOBALLOAD(A′I′+[0,t),J′+[0,r)) LD.G rtF
11 SHAREDSTORE(A′I′+[0,t),J′+[0,r)) ST.S rtF
12 GLOBALLOAD(E′I′+[0,t),J′+[0,r)) LD.G rtE
13 SHAREDSTORE(E′I′+[0,t),J′+[0,r)) ST.S rtE
14 GLOBALLOAD(pJ+[0,r),J′+[0,r)) LD.G r2F
15 SHAREDSTORE(pJ+[0,r),J′+[0,r)) ST.S r2F
16 parfor i ∈ I + [0, t), i′ ∈ I ′ + [0, t) do
17 for j ∈ J + [0, r) do
18 SHAREDLOAD(Aij ,Eij) LD.S E + F
19 for j′ ∈ J ′ + [0, r) do
20 SHAREDLOAD(Ai′j′ ) LD.S F
21 SHAREDLOAD(Ei′j′ ) LD.S E
22 SHAREDLOAD(pjj′ ) LD.S F
23 aii′ ← aii′ + pjj′ ·Aij ·A′i′j′
· κe(Eij ,E′i′j′) OPS X
24 GLOBALSTORE(aI+[0,t),I′+[0,t)) ST.G t2F
Thus, total memory load and arithmetic operations for shared tiling are summarized as below:
line unit cost iteration count subtotal
global load (n,m→∞) n2m2( t
r
E + r+t
r
F )/t2
5 rtF n2m/rt2 n2mF/t
7 rtE n2m/rt2 n2mE/t
10 rtF n2m2/r2t2 n2m2F/rt
12 rtE n2m2/r2t2 n2m2E/rt
14 t2F n2m2/t4 n2m2F/t2
global store (n,m→∞) nmF
24 t2F nm/t2 nmF
shared load (n,m→∞) n2m2(r+1
r
E + 2r+1
r
F )
18 E + F n2m2/r n2m2(E + F )/r
20 F n2m2 n2m2F
21 F n2m2 n2m2E
22 F n2m2 n2m2F
shared store (n,m→∞) n2m2( t
r
E + r+t
r
F )/t2
6 rtF n2m/rt2 n2mF/t
8 rtE n2m/rt2 n2mE/t
11 rtF n2m2/r2t2 n2m2F/rt
13 rtE n2m2/r2t2 n2m2E/rt
15 r2F n2m2/r2t2 n2m2F/t2
Operations (n,m→∞) n2m2X
23 X t4n2m2/t4 n2m2X
E. Pseudocode, I/O and Operation Counts of the Register Blocking Primitive
1 for I ∈ [0, t, 2t . . . n), I ′ ∈ [0, t, 2t, . . .m) do
2 aI+[0,t),I′+[0,t) ← 0
3 for J ∈ [0, r, 2r . . . n) do
4 GLOBALLOAD(AI+[0,t),J+[0,r)) LD.G rwF
5 GLOBALLOAD(EI+[0,t),J+[0,r)) LD.G rwE
6 for J ′ ∈ [0, r, 2r, . . .m) do
7 GLOBALLOAD(A′I′+[0,t),J′+[0,r)) LD.G rwF
8 GLOBALLOAD(E′I′+[0,t),J′+[0,r)) LD.G rwE
9 GLOBALLOAD(pJ+[0,r),J′+[0,r]) LD.G r2F
10 SHAREDSTORE(pJ+[0,r),J′+[0,r]) ST.S r2F
11 parfor i ∈ I + [0, t), i′ ∈ I ′ + [0, t) do
12 for j ∈ J + [0, r), j′ ∈ J ′ + [0, r) do
13 SHAREDLOAD(pjj′ ) LD.S F
14 aii′ ← aii′ + pjj′ ·Aij ·A′i′j′
· κe(Eij ,E′i′j′) OPS X
15 GLOBALSTORE(aI+[0,t),I′+[0,t′)) ST.G t2F
line unit cost iteration count subtotal
global load (n,m→∞) n2m2(w
r
E + w+r
r
F )/t2
4 rwF n2m/rt2 n2mFw/t2
5 rwE n2m/rt2 n2mEw/t2
7 rwF n2m2/r2t2 n2m2Fw/rt2
8 rwE n2m2/r2t2 n2m2Ew/rt2
9 r2F n2m2/r2t2 n2m2F/t2
global store (n,m→∞) nmF
15 F nm nmF
shared load (n,m→∞ n2m2F
15 F n2m2 n2m2F
shared store (n,m→∞) n2m2F/t2
10 r2F n2m2/r2t2 n2m2F/t2
Operations (n,m→∞) n2m2X
14 X t4n2m2/t4 n2m2X
F. Pseudocode, I/O and Operation Counts of the Tiling & Blocking Primitive
1 for I ∈ [0, t, 2t . . . n), I ′ ∈ [0, t, 2t, . . .m) do
2 parfor i ∈ I + [0, t), i′ ∈ I ′ + [0, t) do
3 aii′ ← 0
4 for J ∈ [0, t, 2t . . . n) do
5 GLOBALLOAD(AI+[0,t),J+[0,t)) LD.G t2F
6 SHAREDSTORE(AI+[0,t),J+[0,t)) ST.S t2F
7 GLOBALLOAD(EI+[0,t),J+[0,t)) LD.G t2E
8 SHAREDSTORE(EI+[0,t),J+[0,t)) ST.S t2E
9 for J ′ ∈ [0, t, 2t . . .m) do
10 GLOBALLOAD(A′I′+[0,t),J′+[0,t)) LD.G t
2F
11 SHAREDSTORE(A′I′+[0,t),J′+[0,t)) ST.S t
2F
12 GLOBALLOAD(E′I′+[0,t),J′+[0,t)) LD.G t
2E
13 SHAREDSTORE(E′I′+[0,t),J′+[0,t)) ST.S t
2E
14 GLOBALLOAD(pJ+[0,t),J′+[0,t)) LD.G t2F
15 SHAREDSTORE(pJ+[0,t),J′+[0,t)) ST.S t2F
16 parfor i ∈ I + [0, t), i′ ∈ I ′ + [0, t) do
17 for h ∈ [J, J + r, . . . J + t) do
18 SHAREDLOAD(Ai,h+[0,r)) LD.S rF
19 SHAREDLOAD(Ei,h+[0,r)) LD.S rE
20 for h′ ∈ [J ′, J ′ + r, . . . J ′ + t) do
21 SHAREDLOAD(A′i′,h′+[0,r)) LD.S rF
22 SHAREDLOAD(E′i′,h′+[0,r)) LD.S rE
23 for j ∈ h+ [0, r) do
24 for j′ ∈ h′ + [0, r) do
25 aii′ ← aii′ + pjj′ ·Aij ·A′i′j′
· κe(Eij ,E′i′j′) OPS X
26 GLOBALSTORE(aI+[0,t),I′+[0,t)) ST.G t2F
line unit cost iteration count subtotal
global load (n,m→∞) n2m2(E + 2F )/t2
5 t2F n2m/t3 n2mF/t
7 t2E n2m/t3 n2mE/t
10 t2F n2m2/t4 n2m2F/t2
12 t2E n2m2/t4 n2m2E/t2
14 t2F n2m2/t4 n2m2F/t2
global store (n,m→∞) nmF
26 t2F nm/t2 nmF
shared load (n,m→∞) n2m2(r+t
rt
E + r+t
rt
F )
18 rF n2m2/rt n2m2F/t
19 rE n2m2/rt n2m2E/t
21 rF n2m2/r2 n2m2F/r
22 rE n2m2/r2 n2m2E/r
shared store (n,m→∞) n2m2(E + 2F )/t2
6 t2F n2m/t3 n2mF/t
8 t2E n2m/t3 n2mE/t
11 t2F n2m2/t4 n2m2F/t2
13 t2E n2m2/t4 n2m2E/t2
15 t2F n2m2/t4 n2m2F/t2
Operations (n,m→∞) n2m2X
25 X t4n2m2/t4 n2m2X
